kaholaz/TDT4255
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

aaaa

Browse source
This commit is contained in:
peteraa 2019-11-04 16:19:47 +01:00
parent ac79baec5a
commit 6223a71046
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
theory2.org
View file

@ -247,8 +247,8 @@
** Your task ** Your task
Your job is to implement a model that tests how many delay cycles will occur for a cache which: Your job is to implement a model that tests how many delay cycles will occur for a cache which:
+ Follows a 2-way associative scheme + Follows a 2-way associative scheme
+ Block size is 4 words (128 bits) + Block size is 4 words (128 bits) (total cache size: a whopping 256 bits)
+ Is write-through write no-allocate + Is write-through write no-allocate (this means that you can ignore stores, only loads will affect the cache)
+ Eviction policy is LRU (least recently used) + Eviction policy is LRU (least recently used)
Your answer should be the number of cache miss latency cycles when using this cache. Your answer should be the number of cache miss latency cycles when using this cache.