Simplify MEMBarrier.
This commit is contained in:
parent
9192d576e7
commit
4cfd8268fd
2 changed files with 29 additions and 38 deletions
|
@ -122,14 +122,14 @@ class CPU extends MultiIOModule {
|
|||
MEM.io.writeData := EXBarrier.out.r2Value
|
||||
|
||||
MEMBarrier.memRead := EXBarrier.out.memRead
|
||||
MEMBarrier.dataIn := MEM.io.dataOut
|
||||
MEMBarrier.writeEnableIn := EXBarrier.out.writeEnable
|
||||
MEMBarrier.writeAddrIn := EXBarrier.out.writeAddr
|
||||
MEMBarrier.in.data := MEM.io.dataOut
|
||||
MEMBarrier.in.writeEnable := EXBarrier.out.writeEnable
|
||||
MEMBarrier.in.writeAddr := EXBarrier.out.writeAddr
|
||||
|
||||
// Write back
|
||||
ID.io.writeData := MEMBarrier.dataOut
|
||||
ID.io.writeEnableIn := MEMBarrier.writeEnableOut
|
||||
ID.io.writeAddrIn := MEMBarrier.writeAddrOut
|
||||
ID.io.writeData := MEMBarrier.out.data
|
||||
ID.io.writeEnableIn := MEMBarrier.out.writeEnable
|
||||
ID.io.writeAddrIn := MEMBarrier.out.writeAddr
|
||||
|
||||
// Branching
|
||||
IF.io.branch := EXBarrier.out.branch
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue