kaholaz/TDT4255
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Add ex2 text. Remove unused file.

Browse source
This commit is contained in:
peteraa 2019-09-05 19:18:40 +02:00
parent dd0f1340b5
commit c82013581d
4 changed files with 114 additions and 45 deletions
Download patch file Download diff file Expand all files Collapse all files

7
exercise.org
View file

@ -1,4 +1,4 @@
* Exercise 1
* Exercise description
The task in this exercise is to implement a 5-stage pipelined processor for
the [[./instructions.org][RISCV32I instruction set]].
@ -6,7 +6,10 @@
at a time, whereas in exercise 2 your design will handle multiple instructions
at a time.
This is done by inserting 4 NOP instructions inbetween each source instruction,
enabling us to use the same tests for both exercise 1 and 2.
enabling us to use the same tests and harness for both exercise 1 and 2.
Once you are done with exercise 1, you can up the difficulty by setting nopPad
to false and start reading the [[exercise2.org][ex2 guide]].
In the project skeleton files ([[./src/main/scala/][Found here]]) you can see that a lot of code has
already been provided, which can make it difficult to get started.