kaholaz/TDT4255
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Working SLT

Browse source
This commit is contained in:
Sebastian Bugge 2024-09-27 08:31:56 +02:00
parent 39a6c5f87e
commit a48c9a1ba8
Signed by: kaholaz
GPG key ID: 2EFFEDEE03519691
2 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/main/scala/EX.scala
View file

@ -21,8 +21,8 @@ class Execute extends MultiIOModule {
ALUOps.AND -> (io.op1 & io.op2), ALUOps.AND -> (io.op1 & io.op2),
ALUOps.OR -> (io.op1 | io.op2), ALUOps.OR -> (io.op1 | io.op2),
ALUOps.XOR -> (io.op1 ^ io.op2), ALUOps.XOR -> (io.op1 ^ io.op2),
ALUOps.SLT -> (io.op1 < io.op2).asSInt(), ALUOps.SLT -> Mux(io.op1 < io.op2, 1.S, 0.S),
ALUOps.SLTU -> (io.op1.asUInt() < io.op2.asUInt()).asSInt(), ALUOps.SLTU -> Mux(io.op1.asUInt() < io.op2.asUInt(), 1.S, 0.S),
ALUOps.SRA -> (io.op1 >> io.op2(4, 0)), ALUOps.SRA -> (io.op1 >> io.op2(4, 0)),
ALUOps.SRL -> (io.op1.asUInt() >> io.op2(4, 0)).asSInt(), ALUOps.SRL -> (io.op1.asUInt() >> io.op2(4, 0)).asSInt(),
ALUOps.SLL -> (io.op1.asUInt() << io.op2(4, 0)).asSInt(), ALUOps.SLL -> (io.op1.asUInt() << io.op2(4, 0)).asSInt(),

2
src/test/scala/Manifest.scala
View file

@ -19,7 +19,7 @@ import LogParser._
object Manifest { object Manifest {
val singleTest = "load2.s" val singleTest = "arithImm.s"
val nopPadded = true val nopPadded = true